Quartus II Software

Quick Start Guide



1. Introduction

Quartus II is an integrated design software for Altera's FPGAs and CPLDs. It's an easy-to-use platform including all the necessary tools for every stage of your FPGA design. Two editions(Subscription Edition and Web Edition) are provided with different performance and productivity. Quartus II Subscription Edition has higher performance, supporting more devices, but a valid license is required, users have to buy a license from Altera or start a 30-day free trial. While Quartus II Web Edition is a free, no license required version which is targeted for CPLD and medium-density FPGA. In addition, Altera provides a broad range of tool chains for FPGA hardware and software design. For more information, please visit <u>Design Software</u> page on Altera website.

This guide will briefly introduce you how to use Quartus II design software to create a simple FPGA project, compile the project with an object file output and ultimately download the file to the internal RAM of target FPGA device. Also, the steps of programming an external serial configuration device via JTAG interface will be described.

Note: This guide is intended to give you a intuitive view of creating a simple FPGA project using Quartus II software. In fact, many important procedures of FPGA design are omitted. If you want to learn Quartus II software in depth, please read the Quartus II Handbook for help.

2. Get Tools Ready

2.1 Download Quartus II Web Edition Software

If you are a beginner for Altera FPGA and haven't installed any edition of Quartus software in your PC. Please go to Altera's <u>download center</u> and choose the best release version for you. You have to register an account on Altera website before downloading is allowed.

Quartus II Web Edition
Release date: December, 2014 Latest Release: v14.1 Design Software
Select release: 14.1 V
Dperating System 🗊 🕬 Windows O 💩 Linux
Download Method 🖸 🖲 Akamai DLM3 Download Manager 🦸 ODirect Download
The Quartus II software version 14.1 supports the following device families: Arria II, Cyclone IV, Cyclone V, MAX II, MAX V, MAX 10 FPGA.

As the image shown above, the Quartus II software and the device packages are provided separately by Altera. Quartus II software is a must, but you can selectively download the device package. Usually, it's unnecessary to download all the device packages unless you need them all.

Note: Several release versions are provided by Altera, and different versions support different devices. Please notice that the latest version doesn't support some old devices, and vice versa. The table below shows the latest supported Quartus II software for the Cyclone series FPGA. You should decide which version is suitable according to the device on your board. Usually, the newer version always requires more hardware resource for your PC. Quartus II Web Edition 14.1(the latest release) is used for demonstration in this guide.

Family	Latest Supported Quartus II Version (Subscription)	Latest Supported Quartus II Version (Web)
Cyclone V	Latest Release	Latest Release
Cyclone IV GX	Latest Release	Latest Release
Cyclone IV E	Latest Release	Latest Release
Cyclone III LS	<u>13.1</u>	<u>13.1</u>
Cyclone III	<u>13.1</u>	<u>13.1</u>
Cyclone II	<u>13.0sp1</u>	<u>13.0sp1</u>
Cyclone	<u>13.0sp1</u>	<u>11.0sp1</u>

Note: We have released the <u>EP1C3 Starter Board</u> based on the first generation Cyclone FPGA—EP1C3T144, so Quartus II Web Edition 11.0sp1 or older version is recommended for this board.

2.2 Install Quartus II Software


1) Double-click the setup executable file to start the installation wizard. Click the **Next** button to next window.

. 4	Installing Quartus II Web Edition (Free) 14.1.0.186	-		×
	Setup - Quartus II Web Edition (Free) 14.1.0.186			
	Welcome to the Quartus II Web Edition (Free) 14.1.0.186 Setup Wizard.			
	For more information about Altera software, go to http://www.altera.com.			
	< Back Next >		Cano	:el


2) Click the "**I accept the agreement**" radio button, and click **Next** button to next window.

C Installing Quartus II Web Edition (Free) 14.1.0.186	- 🗆 🗙
License Agreement	
You can view the full license agreement at the link below or useinstall_lic option from command-line t files before the installation. You must accept the terms of the agreement before continuing with the in http://dl.altera.com/eula	
QUARTUS(R) II LICENSE AGREEMENT VERSION 14.1, ALL DISTRIBUTIONS (WEB DOWNLOAD, DVDS)	^
Copyright (C) 1991-2014 Altera(R) Corporation. All rights reserved. "Quartus" is a registered trademark of Altera Corporation in the U.S. and other countries. Any other trademarks and trade names referenced here are the property of their respective owners. Certain files, programs, or other materials provided in connection with the Licensed Software may originate or contain components from Third Party Licensors and are licensed to You pursuant to the terms of the	~
Do you accept this license? I accept the agreement I do not accept the agreement	
InstallBuilder	
< Back	Next > Cancel


3) Specify the installation directory, click **Next** button to next window.




4) The check box is enabled by default. Click **Next** button to next window.



5) A summary window appears. Click **Next** button to start the installation process.




6) Please wait patiently. This will take several minutes.



7) When the installation completed, a window appears and guides you to install the USB Blaster driver software. Click **Finish** button.

(Installing Quartus II Web Edition (Free) 14.1.0.186	-		x
, f	Quartus II Web Edition (Free) 14.1.0.186 Installation Complete			
	Setup has finished installing Quartus II Web Edition (Free) 14.1.0.186. Image: A setup of the s			
	✓ Create shortcuts on Desktop			
	☑ Launch Quartus II (64-bit)			
	Provide your feedback			
				_
	< Back Finish		Cance	el

8) This is the driver installation wizard. Click **Next** button to install the driver.



9) Click **Finish** button to complete the wizard.

Device Driver Installation Wizard				
	Completing the De Installation Wizard			
	The drivers were successfully in:	stalled on this computer.		
	You can now connect your devi came with instructions, please re	ce to this computer. If your device ad them first.		
	Driver Name	Status		
	✔ Altera (WinUSB) JTAG c	Ready to use		
	< Back	Finish Cancel		

10) The Quartus II software will be automatically launched. Enable or disable the Quartus II Talkback function as you like.

9	Quartus II 64-Bit		8 ×
File Edit View Project Assignments Processing	Tools Window Help 🗣	Search altera.com	. 9
9 0 2 0 X 4 6 0 0 0	 第 第 第 # # # # 		
Project Navigator 9 8 ×		IP Catalog	0 ∂ ×
9, X		Device Family	•
A Compliation Herarchy		9,	× =
	Countral IT Initiation Countral IT Init	And P And P Control of the second seco	
⁹ ³ Type ID Message			
1000 ×			
System (Processing)		0%	00:00:00

11) A message window appears warning you that no devices have been installed. Click **Yes** button to install the device package.

	Quartus II 🛛 🔍
?	You successfully installed the Quartus II software, but did not install any devices. Do you want to launch the device installer to add devices?
	Yes No Help


12) The devices setup wizard is launched. You must ensure that you have downloaded the device packages you need from Altera website. Click **Next** button to next window.

🥴 In	stalling Quartus II Web Edition (Free) 14.1.0.186 Devices 🛛 🗖 💌
	Setup - Quartus II Web Edition (Free) 14.1.0.186 Devices
	Welcome to the Quartus II Web Edition (Free) 14.1.0.186 Devices Setup Wizard.
	For more information about Altera software, go to http://www.altera.com.
	< Back Next > Cancel


13) Specify the location where the device package is saved. Click **Next** button to next window.

«	Installing Quartus II Web Edition (Free) 14.1.0.186 Devices	- 🗆 🗙
Download Directory		
Download directory:	that contains the Quartus II device files (.qdz). C:\Users\Adam\Downloads Ioad device support files, you can download them from the Download Center page of com/download	the Altera website:
InstallBuilder	< Back N	lext > Cancel


14) The devices available will be automatically listed in the window. Enable the relative check box if you want the device to be installed. Click **Next** button to next window.



15) Click **Next** button to start installing.



16) Please wait while the installation is in progress.




17) Click **Finish** button to exit the wizard.

🧶 In	stalling Quartus II Web Edition (Free) 14.1.0.186 Devices	-		×
	Quartus II Web Edition (Free) 14.1.0.186 Installation Complete			
	Setup has finished installing Quartus II Web Edition (Free) 14.1.0.186.			
	< Back Finish		Cance	

18) If you want to install a new device in the future, please go to Tools -> Install Devices... in Quartus II main window. Quartus II also provides a standalone Device Installer software, you can find its shortcut in your Start Menu.

- W	Q	Quartus II 64-Bit	
File Edit View Project Assignments Processing	Tools Window Help 🕏	Search altera.	.com 🚯
Project Navigator	流 Launch Simulation Library Compiler	IP Catalog	무 <i>급</i> ×
9. X	🍇 Launch Design Space Explorer II	Device Family	•
A Compilation Hierarchy	TimeQuest Timing Analyzer	 Q	≍ ≡
	Advisors	▲ ² Installed IP	
	Ohip Planner	Project Directory	
	Design Partition Planner	No Selection Available	1
	Netlist Viewers	No Selection Available	:
	😰 SignalTap II Logic Analyzer	Search for Partner IP	
	In-System Memory Content Editor		
🚵 Hierarchy 📄 Files 🖓 Design Ui 4 🕨	Logic Analyzer Interface Editor		
Tasks # # *	In-System Sources and Probes Editor	RTUS®II	
Flow: Compilation Customize	SignalProbe Pins		
	Programmer	Version 14.1	
Task ^	n JTAG Chain Debugger	🐺 Buy Software	
4 🕨 Compile Design	Fault Injection Debugger	🕢 View Quartus II	
Analysis & Synthesis Fitter (Place & Route)	System Debugging Tools	Information	
Assembler (Generate program	IP Catalog	G Documentation	
timeOrract Timing Analycie	Nios II Software Build Tools for Eclipse	Notification Center	
× ▲ ⊗ ▲ ▲ マ < <search>></search>	👗 Qsys		
Type ID Message	/ Td Scripts		
	Customize		
	Options		
	License Setup		
	💱 Install Devices		
sagess:			
System / Processing /			>
Launches the Device Installer		0%	00:00:00

19) Right now, you have successfully installed the Quartus II software and the driver software for USB Blaster. You can plug USB Blaster to your PC, and check if the cable is successfully recognized.



20) You have to reinstall the USB Blaster driver if it was not properly installed in the previous steps. The driver software is located under ... altera 14.1 (quartus drivers directory.

If you don't know how to install the USB Blaster driver. Please read <u>USB-Blaster Download Cable User Guide</u> first, or Google the subject for help.

3. Create a new project

Quartus II software uses the concept of project to manage the input and output files in FPGA design. It's easy to understand what a project is if you have some experience in C code development for a microcontroller. This section will walk you through the process of creating a new FPGA project. Verilog HDL is used to describe the function of the hardware. The project will be compiled with an object file output. The generated configuration file will be downloaded to the target device to check if the hardware is running as we expected. This is a very simple project and we name it LED_Blink. Just as its name indicates, one LED will blink with a fixed interval. Ultimately, the hardware will be verified on <u>EP4CE6</u> <u>Mini Board</u>.

Note: In this guide, you don't need to understand the details of the example code if you don't have any knowledge of Verilog HDL.


1) Start Quartus II software by double-clicking the shortcut icon.



A floating window appears helping you get a quick start for designing a project or learning Quartus II software. You can disable this startup window by clicking the **Don't show this screen again** check box.



2) Go to File -> New Project Wizard...



3) An introduction window tells you what you should do next when creating a project. Click **Next** button to next window.

4	Quartus II	- 🗆 🛛
	Processing Tools Window Help 👨	
] 🗅 🚅 🖬 🕼 🗇 🖉 🖓 🖻		
Project Navigator	😗 New Project Wizard 🗙	~~
A Compilation Hierarchy	Cintroduction The New Project Ward helps you create a new project and preliminary project settings, including the following:	
	Project name and neurophysical data to the project and planting property activity from the project name of the top-band design entity Project name of the top-band design entity Project fills and located to the project and peoply additional project-wide settings with the Settings command (Assignments menu). You can use the various apers of the Settings data points to add functionality to the project.	UAF
👍 Hierarchy 🗈 Files 🗗 De		AT
Tasks		TTA T
Flow: Compilation		UAF
Task □ ▶ Comple Design □ ▶ Analysis & Synthe □ ■ Call Settings ■ ■ Were Report ■ ▶ Partition Merg ■ ▶ Partition Merg ■ ■ Partition Merg ■ ▶ Partition Merg ■ ■ Partition Merg ■ ■ Ritike Werg ■ ■ Ritike Werg		View Quartus II Information
x Type Message	Don't show me this introduction again < Back Next >	
9 T		-
	fo / Linfo / Warning / Critical Warning / Error / Suppressed / Flag /	
Nessage:	Location:	Locate D% 00:00:00 //

4) Specify the directory for this project and type the project name and top-level entity name as shown below. Click **Next** button to next window.

4	Quartus II	- 🗆 🗙
File Edit View Project Assignments	; Processing Tools Window Help 😴	
] 🗅 📽 🖬 🗿 🗇 🐰 🖻 🏟		_
Project Navigator	😲 New Project Wizard 🗾	
Compilation Hierarchy	© Directory, Name, Top-Level Entity [page 1 of 5] What is the working directory for this project?	
	C: Users\Adam\Desktop\LED Bink	T T A T
	What is the name of this project?	
	LED_Bink	
	What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
	LED_Bink	
	Use Existing Project Settings	<u>A</u> TE
A Hierarchy 🗈 Files 🗗 De		
Tasks		
Flow: Compilation		UAR
Task		
View Report Analysis & Ela		
RTL Viewen		View Quartus II Information Documentation
* Type Message		
	< Back Next > Finish Cancel Help	
		<u>></u>
	nfo / Info / Warning / Critical Warning / Error / Suppressed / Flag /	▼ Locate
Message:		0% 00:00:00
		00:00:00

5) Select appropriate device for this project (EP4CE6E22C8N is stuffed on **EP4CE6 Mini Board**), click **Next** button to next window.

4				(Quartu	s II					- 🗆 🗡
File Edit View Project Assignments		Window Help 🛡									
] D 📽 🖬 🕼 (∅) 🖇 🖻 (0	1.47		•				🦻 🏷 🕘 😓 🥘	P	_		
Project Navigator	G			Nev	w Proj	ect Wizard	l		×		
Compilation Hierarchy	€Family & D	evice Setting	s [page	e 3 of 5]							
	Select the family an	d device you want to	target for	compilation.							
	Device family					Show in 'A	vailable devices' list			ТТ	
	Family: Cydone IV E				-	Package:	TOFP		-		āΨĸ
	Devices: All					Pin count:	-		-		
					_	Speed gra]=				
	Target device						1		<u> </u>		
1	C Auto device s	elected by the Fitter					advanced devices				
Alierarchy 🖹 Files 🗗 De	 Specific device 	e selected in 'Available	e devices' li	st		☐ HardC	opy compatible only				
Tasks	C Other: n/a										
Flow: Compilation	Available devices:						1				AR
Task	Name	Core Voltage	LEs	User I/Os	_	mory Bits	Embedded multiplier 9-bit elemen				
🖨 🕨 Compile Design	EP4CE6E22C8 EP4CE10E22C8	1.2V 1.2V	6272 10320	92 92	27648 42393		30 46	2	10		
😑 🕨 Analysis & Synthe	EP4CE15E22C8	1.2V	15408	82	51609		112	4	20		
Edit Settings	EP4CE22E22C8	1.2V	22320	80	60825	5	132	4	20		
- 🕨 🕨 Analysis & Ela											
Partition Merg										View Or	uartus II
RTL Viewe	•								•	Inform	nation
IIIII ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	-Companion devic	2									entation
×	HardCopy:								~		
Type Message	Limit DSP & R	AM to HardCopy devic	e resource	iS							
					_	< Back	Next > Finish Can	:el	Help		
System / Processing / Extra Ir	afo // Info // Warpin	n /\ Critical Waroing	/\ Error	/\ Suppressed /	Elan						ŀ
System Processing Extra In	Location:		Canor	(auppressed)							 Locate
										0%	00:00:00


6) Ignore the EDA tool settings in this step, because we will not simulate the project. Click **Next** button to next window.

Q			Quartus	II	- 🗆 🗙
File Edit View Project Assignments	Processing Tools Windo	w Help 🛡			
	n a l	-	<u>w</u> 9 1 3 3 3 4) 🗇 🕨 🧐 🕹 👋 👗 🕘 🛡	
Project Navigator	9		New Proje		
Compilation Hierarchy		ngs [page 4 of 5]		project.	
					UAF
	Tool Type	Tool Name	Format(s)		
	Design Entry/Synthesis				
	Simulation			Run gate-level simulation automatically after compilation Run this tool automatically after compilation	
	Timing Analysis Formal Verification	<none></none>		Run this tool automatically after compliation	
	Board-Level		<none></none>		/∆\[
A Hierarchy 🗈 Files 🗗 De		Timing Symbol			<i>27</i>
Tasks		Signal Integrity			
		Boundary Scan		•	IJAR
Flow: Compilation		boundary scan	Jenones		UAR
Task ○ IP Complet Design ○ IP Analysis & Synther □ IP Analysis & Synther □ IP Analysis & Status □ IP Analysis □ IP Analysis					View Quartus II Information
System / Processing / Extra Inf	6 / Info / Warning /	Critical Warning /\Error /		<back next=""> Finsh Cancel Help</back>	× Locate

7) A summary window lists all the settings you specified in previous steps. Click **Finish** button to exit this wizard.

4	Quartus II	- 🗆 🗡
File Edit View Project Assignments	Processing Tools Window Help 🖶	
D 🚅 🖬 🎒 🖉 🖇 🖻	. ∽ ~	
Project Navigator	😗 New Project Wizard 🗙	
Compilation Hierarchy	Summary [page 5 of 5] When you dick Finish, the project will be created with the following settings: Project directory: Project name: ED_Bink	
▲ Hierarchy Files o [®] De	Top-level design entity: LED_Bink Number of Rise added: 0 Number of use Ibaries added: 0 Device assignments:	
Tasks	EDA tools:	
Took Took Took → Completenson → Analysis & Symthe → Analysis & Sym	Design entryllymthesis:	UAR
System / Processing / Extra In System / Message:	< Kext > Finish Cancel Hep Kext > Critical Warning / Error / Suppressed / Flag / Location:	>

8) The main window of Quartus II software will appear in front of you. You can spend some time to tour around and get familiar with the layout of the user interface. Then click File -> New... ,and select Verilog HDL file to create a new HDL code file for this project.




9) Copy the following code to the blank file you just created. Save the file as **LED_Blink.v**.

```
module LED_Blink( CLK_50M, Reset, LED );
input wire CLK_50M;
input wire Reset;
output reg LED;
```


reg[24:0] count;

```
parameter CNT_MAX = 25'b1_0111_1101_0111_1000_0100_0000;
always@(posedge CLK_50M)
begin
    if( Reset == 1 || count == CNT_MAX )
        count \leq 0;
    else
        count <= count + 1'b1;
end
always@(posedge CLK_50M)
begin
    if (Reset == 1)
        LED <= 0;
    else
    begin
        if( count == CNT_MAX )
            LED <= ~LED;
```

```
end
end
endmodule
```




10) Click Processing -> Start Compilation to compile this project.




11) After compilation, a report window outlines the result of this compilation.

4	Quartus II - C:/Users/Adam/Desk	top/LED_Blink/LED_Blink - LED_Blink	- 🗆 🗙
File Edit View Project Assignments Processing Tools Wi	ndow Help 💎		
] 🗋 📽 🗑 🎒 🍏 🏅 🏝 隆 🗠 🖓 JED_Bink	- 🛛 💢 🐓 🦉	🤓 🤣 🗈 🕨 🤻 🏷 🗘 😓 🕲 🕾	
Project Navigator & X	ED_Bink.v	Compilation Report	
Entity		Flow Summary	
	Coo Sonner Coo Sonner Too You Cofault Gobal Settings Too You Co Sonnery Too You Co Sonnery Coo Sonnery Too Coo Sonnery Coo S	Flow Status Successful - Mon Apr 06 20:19:28 20:15 Quartus II version 11.08 add 157 - Mon Apr 06 20:19:28 20:15 Revision Name LED Blink Revision Name LED Blink Parting Terminy Name Codows IV F Device EM4CES22203 Traing Models Final ET train Boyce elements 25 / 6.272 (1.%) Total Indoor elements 26 / 6.272 (1.%) Total regarders 26 / 6.272 (1.%) Total neory fails 0 / 0.56 (0.%) Total Partony fails 0 / 0.75, 660 (0.%) Total Partony fails 0 / 0.75, 660 (0.%) Total PLL 0 / 0.75, 660 (0.%) Total PLL 0 / 2 (0.%)	
Hierarchy B Files d ⁹ Design Units			
Tasks & X			
Flow: Completion Customize Table > Complet Design ✓ >> Complet Design ✓ >> Analysis & Spritterias ✓ >> Analysis & Spritterias ✓ >> Analysis & Subtraction ✓ >> > ✓ >> >> ✓ >> >> ✓ >> >> ✓ >> >> ✓ >> >> ✓ >> >>			
X J Type Message			<u>*</u>
H i Info: Worst-case minimum pulse w i Info: Design is not fully constri- i Info: Design is not fully constri- i Info: Quartus II TimeQuest Timin Marning: Skipped module PowerHa Marning: Skipp	ined for setup requirements ined for hold requirements (Analyzer was successful. 0 er (Power Analyzer due to the ass was successful. 0 errors, 8 w	ignment FLOW_ENABLE_POWER_ANALYZER	
Message: 0 of 206			▼ Locate
			100% 00:00:09

12) Click **Assignments -> Pin Planner**, to assign the input/output pins for the **LED_Blink** module.




13) Enter the pin number for each signal in the **Location** column as shown below.




- 14) Recompile this project. This time the pin assignment information will be added during compilation. Power the EP4CE6 Mini module and connect the USB Blaster cable to the JTAG interface after the project is compiled successfully.
- 15) Click Tools -> Programmer to start the programming software.


😗 Qua	rtus II - C:/Users/Adam/Desktop/LED_Blink/LED_Blink - LED_Blink	-	×
Entry III Launch Design Sg Cychone VE E SM-CEE2C28 III Recluest Timing Print LED Jink: Bill Advisors IIII Composition IIII Launch Design Sg Chip Planner (File) IIII Logi Relative Timing Advisors IIII Logi Relative Timing Signal Tigo Till Logi IIIII Logi Relative Timing IIIII Logi Relative Timing IIIII Logi Relative Timing IIIII Logi Relative Timing IIIIII Logi Relative Timing IIIIII Logi Relative Timing IIIIIII Logi Relative Timing IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	on Tod relariss Tod starts T		
Info: Quartus II Full Compilation was s	or setup requirements or hold requirements zer was successful. 0 errors, 4 warnings Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER uccessful. 0 errors, 8 warnings		• •
System Processing (97) (Extra Info / Info (89) (Warning (3) Message: 0 of 192 Dens a Programmer window	Critical Warring (5) / Error / Suppressed (6) / Flag /	100%	Locate

16) The programming software will automatically detect the available devices in the JTAG chain during startup and then list the result in the window.



17) Sometimes you may encounter a problem that the USB download cable is not successfully detected, just as shown below. Click Hardware Setup... button, and select the USB Blaster in the dropdown list. Click Close button to exit.





18) Click the Auto Detect button to start JTAG chain scan.

۰.			Program	mmer - [Cha	ain1.cdf]							×
File Edit View Pro	cessing Tools Window	Help 🔛							s	earch alter	a.com	-
🔔 Hardware Setup	USB-Blaster [USB-0]				Mode: JTAG		-	Progres	s:			
Enable real-time ISP	to allow background program	ming when available										
	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP	
Start					Program/ Configure		Check		Bit		CLAMP	
🕮 Stop												
🗿 Auto Detect												
💥 Delete												
🆄 Add File												
🕍 Change File												
Save File												
Add Device												
1 [™] [™] Up												
↓ [™] Down												


19) A tip window appears, select the device EP4CE6(The device name should match the one soldered on your board).

۵			Program	mmer - [Cha	iin1.cdf]						- 0	×
File Edit View Pro	ocessing Tools Window I	Help 🐬							5	Search alte	ra.com	•
🔔 Hardware Setup	USB-Blaster [USB-0]				Mode: JTAG			Progre	ss:			
Enable real-time ISP	to allow background programm	ing when available										
i≱ ⁹ Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🕮 Stop												
Auto Detect			C-1	lect Device		×						
💥 Delete						_						
Add File		Found devices O EP3C10	with shared JTAG	ID for device 1.	. Please select y	our device.						
🕍 Change File		O EP3C5										
Save File		 EP4CE10 EP4CE6 										
Add Device		0 674066				OK						
1 ¹⁰ Up												
J ^u li Down												


20) Click the **<none>** file to highlight it and then Click **Change File...** button, navigate to the **LED_Blink.sof** file and click **Open** button.

1		Program	nmer ·	- C:/Users/J	Adam/Deskto	op/LED_Blin	<2/LED_Blink	- LED_I	Blink - [C	hain1.cdf]*				×
File Edit View P	rocessing	Tools Window	Help	7							5	Search alte	ra.com	
🔔 Hardware Setup.	·· USB-Blas	ster [USB-0]					Mode: JTAG		•	Progres	is:			
✓ Enable real-time IS	P to allow ba	ckground progra	mming w	hen available										
Start		File		Device	Checksum	Usercode	Program/ Configure	Verify	Blank-	Examine	Security	Erase	ISP CLAMP	
Stop	<none></none>		EP4CE	6	00000000	<none></none>	Configure		Check		Bit		CLAMP	
Auto Detect														
X Delete														
Add File														
쌸 Change File														
Save File														
Add Device														
t [™] u Up														
↓ [™] Down	TDI	→	-											
	тро	EP4CE6	5											
	-													
					Progra	mmer - [Cha	ain1.cdf]*						- □	
File Edit View P	rocessing	Tools Window	Help	7	Progra	mmer - [Cha	ain1.cdf]*				[4]	Search alte		::. ×
			Help	7	Progra	mmer - [Cha	ain1.cdf]* Mode: JTAG		•	Progres		Search alte		
File Edit View P	USB-Blas	ster [USB-0]			Progra	mmer - [Cha			•	Progres	s:	Search alte		
File Edit View P	USB-Blas	ster [USB-0]				mmer - [Cha	Mode: JTAG			Progres		Search alter	ra.com	
File Edit View P	USB-Blas	ster [USB-0] ickground progra	mming w	hen available		New Progra	Mode: JTAG			Progres	аз:у		ra.com	
File Edit View P Mardware Setup. ✓ Enable real-time IS ✓ Start	USB-Blas	ster [USB-0] ickground progra	mming w	hen available ::\Users\Adam) 🚺 db	Select	New Progra	Mode: JTAG				аз:у		ra.com	
File Edt View P Hardware Setup. Enable real-time IS Finable real-time IS History	USB-Blas	ster [USB-0] ickground progra	mming w	hen available : \Users\Adam) b increm	Select	New Progra	Mode: JTAG	-			аз:у		ra.com	
File Edit View P Image: Analytic and analytic analytic and analytic ana	USB-Blas	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	_			аз:у		ra.com	
File Edt View P Hardware Setup. Finable real-time IS Image: Start Image: Start <td> USB-Blas</td> <td>ster [USB-0] ckground progra</td> <td>mming w</td> <td>hen available : \Users\Adam) b increm</td> <td>Select Desktop¥ED_Bin ental_db_</td> <td>New Progra</td> <td>Mode: JTAG</td> <td></td> <td></td> <td></td> <td>аз:у</td> <td></td> <td>ra.com</td> <td></td>	USB-Blas	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG				аз:у		ra.com	
File Edt Vew P Image: Add File Image: Add File	USB-Blas	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	T			аз:у		ra.com	
File Edt Vew P ▲ Hardware Setup. ✓ Bnable real-time IS pills Start ▲ Stap ▲ Auto Detect ▲ Detete ▲ Ad File ★ Detete	USB-Blas	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG				аз:у		ra.com	
File Edt Vew P ▲ Hardware Setup. ✓ Enable real-time IS → Baster → Baster ▲ Auto Detect ▲ Oelete ▲ Auto Detect ▲ Oelete ▲ Auto Detect ▲ Chenge File ▲ Save File	USB-Blat P to allow ba	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	•			аз:у		ra.com	
File Edt Vew P	USB-Blas	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	×			аз:у		ra.com	
File Edt Vew P Ardware Setup. File Edt Vew P File Edt Vew P	USB-Blat P to allow ba	ster [USB-0] ckground progra	mming w	hen available : \Users\Adam) b increm	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	v			аз:у		ra.com	
File Edt Vew P Ardware Setup. File Edt Vew P File Edt Vew P	USB-Blat P to allow ba	ster [USB-0] ckground progra	mming w	hen available : Users (Adam db LED_BI	Select Desktop¥ED_Bin ental_db_	New Progra	Mode: JTAG	Ţ			s:y		ra.com	
File Edt Vew P Ardware Setup. File Edt Vew P File Edt Vew P	USB-Black P to allow ba Conne>	eter [USB-0] okground progra Ucokin: Lookin: My C Adam	mming w	hen available :: Users (Adam) db i increase i LED_pi	Select Pesktop\LED_Bin ental_db ink.sof	New Progra k	Mode: JTAG	Ţ	G 0	Open	s:y		ra.com	
File Edt Vew P Ardware Setup. File Edt Vew P File Edt Vew P	USB-Black P to allow ba Conne>	eter [USB-0] okground progra Ucokin: Lookin: My C Adam	mming w	hen available :: Users (Adam) db i increase i LED_pi	Select Desktop¥ED_Bin ental_db_	New Progra k	Mode: JTAG	•	G 0		s:y		ra.com	
File Edt Vew P Ardware Setup. File Edt Vew P File Edt Vew P	USB-Black P to allow ba Conne>	eter [USB-0] okground progra Ucokin: Lookin: My C Adam	mming w	hen available :: Users (Adam) db i increase i LED_pi	Select Pesktop\LED_Bin ental_db ink.sof	New Progra k	Mode: JTAG	·	G 0	Open	s:y		ra.com	


21) Enable the **Program/Configure** checkbox, and click **Start** button to program the device.



22) The status is displayed in the progress bar.



In the previous steps, the configuration file is downloaded to the internal RAM of FPGA device. Data will be lost after power off(Unlike the ROM device, power is required for RAM to keep data). In the following steps, we'll learn to program the nonvolatile serial configuration device EPCS4. Data stored in EPCS4 will be loaded into internal RAM of FPGA during power up or when CONFIG button is pressed. In this configuration scheme, the FPGA device works as a bridge/flash loader between JTAG download cable and configuration device.



23) Click File -> Convert Programming Files... in Quartus II main window.

- 24) Select the correct value for the properties as shown below.
 - (1) Select JTAG Indirect Configuration File(.jic) as the programming file type.
 - (2) Select EPCS4 as the configuration device.
 - (3) Rename the output file as **LED_Blink.jic**.
 - (4) Click Flash Loader and then click Add Device... button, select Cyclone IV E in device family and EP4CE6 in device name. Click OK button to exit the window.
 - (5) Click **SOF Data**, and then click **Add File...** button, navigate to **LED_Blink.sof** file and click **Open** button.

۲ <u>۲</u>	Convert Programn	ning File - C:/Users/A	dam/Desktop/LED	_Blink/LED_Blink - LED_Blin	k - 🗆 🗙
File Tools Window					
	ut file information from o	of programming file to genera ther files and save the conv		created here for	
	Open Conversion Set	up Data		Save Conversion Setup	
Output programming	file				
Programming file typ	e: JTAG Indirect Confi	guration File (.jic)			•
Options	Configuration device	: EPCS4	• M	ode: Active Serial	<u>~</u>
File name:	LED_Blink.jic				
Advanced	Remote/Local update	e difference file:	NONE		v
	Memory Map File				
Input files to convert					
	vala arca	Froperaes	June 7 ddress		Add Hex Data
 □ Flash Loader □ EP4CE6 □ SOF Data 		Page_0	<auto></auto>		Add Sof Page
LED_Blink.s	of	EP4CE6E22			Add File
					Remove
					Up
					Down
					Properties
				Generate Clos	e Help

۵	Select Devices
Device family Cydone III Cydone III LS Cydone IV E Cydone IV GX Cydone V HardCopy II HardCopy II HardCopy IV MAX 10 MAX 11 MAX V Stratix GX Stratix GX	Select Devices × Device name P4CE10 New P4CE15 Import P4CE22 Export P4CE30 Edit P4CE55 Remove P4CE75 Uncheck All
Stratix III Stratix IV Stratix V Look In: C:\Users\Adam\Desktop\LED	OK Cancel Select Input File X Blink Image: Original Select Input File
My Computer My Computer Adam Adam My Computer b db incremental_db LED_Blink.sof	


25) Click the **Generate** button located at the bottom-right of the window.

File Tools Window	vert Programming File - C:/Users/	/Adam/Desktop/LED_BI	ink/LED_Blink - LED_Blink	- 🗆 🗙
You can also import input file future use.	vert and the type of programming file to gen information from other files and save the co		ted here for	
Conversion setup files Ope	en Conversion Setup Data		Save Conversion Setup	
Options Co File name: [L] Advanced Re	emote/Local update dif	Quartus II X ted LED. Blink, jic successfully	Active Serial	• • ·
□ Input files to convert □ File/Data ar □ Flash Loader □ EP4CE6 □ SOF Data		OK <auto></auto>		Add Hex Data Add Sof Page
Er Sur Data	Page_U EP4CE6E22	<auto></auto>		Add File Remove Up Down Properties
			GenerateClose	Help

26) Go to **Programmer** window and click **Change File...** button, navigate to **LED_Blink.jic** file and click **Open** button.


File Sid Vere Project Augements Processing Table Window Help @ Project Nangators <p< th=""><th>64</th><th></th><th>Q</th><th>uartus II - C:/Use</th><th>rs/Adam/Des</th><th>ktop/LED_Blin</th><th>k/LED_Blink - LE</th><th>D_Blink</th><th></th><th>- 🗆 🗡</th></p<>	64		Q	uartus II - C:/Use	rs/Adam/Des	ktop/LED_Blin	k/LED_Blink - LE	D_Blink		- 🗆 🗡
Project Margador Project Margador Table of Contexts Programmer - C/Users/Adam/Desktop/LED_Blink-LED_Bli	File Edit View Project Assignments Processing Tools Window Help 🛡									
Type Mearch Statut Programming File Type Mearch Closer Main <li< th=""><th>] 🗅 📽 🖬 🕼 👹</th><th>※目標 1 いい</th><th>LED_Blink</th><th>•</th><th>💥 🖞 🏒 🏈</th><th>\delta 🧐 🛞 🕷</th><th>► 🕫 🏷 🔍</th><th>😂 🥸 👗 🥹 🕏</th><th></th><th></th></li<>] 🗅 📽 🖬 🕼 👹	※目標 1 いい	LED_Blink	•	💥 🖞 🏒 🏈	\delta 🧐 🛞 🕷	► 🕫 🏷 🔍	😂 🥸 👗 🥹 🕏		
Interactive Programmer - C/Users/Adam/Desktop/LED_Blink/LED_Blink - LED_Blink.cdf]* - Codee IVE File Edit Vew Processing Tools Works Heil © Mode: File Date Interactive Edit Date Ender read-tene ESP to allow budgeword programming (for MAX II and MAX V devices) Mode: File Device File Date File Device Creduan Userode Programming (for MAX II and MAX V devices) File Date File Device Creduan Userode Programming File Creduan Mode: Mode: File Device File Device File Device File Device Mode: Mode: File Device File Device File Device File Device Mode: Mode: File Device File Device File Device File Device Mode: Mode: File Device File Device File Device File Device <th>Project Navigator</th> <th></th> <th>8 × 😵</th> <th>LED_B</th> <th></th> <th></th> <th></th> <th>Report 🛛 🔀</th> <th></th> <th></th>	Project Navigator		8 × 😵	LED_B				Report 🛛 🔀		
	🛆 Cyclone IV E	Edit View Processing	Program	mer - C:/Users/A				link - [LED_Blink.cdf]	*	×
Image: Stop	-			ming (for MAX II and f	MAX V devices)	Mo	le: JTAG	Progres	is: 100% (Successful)	
Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status Image: Status <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th>Configure</th><th></th><th>Security Erase ISP Bit CLAMP</th><th></th></t<>							Configure		Security Erase ISP Bit CLAMP	
Interactive Interactive Interactive Interactive	-	Mi Stop	·					×		
Martine Martine	_	Auto Detect								
Interactivy Image File Tada Image File Image File		X Delete	Look in:		VLED_Blink		• G	o o 🌗 🗉 E		
Tada Por: Compared Add Device Compared Add Device Compared Compa	A Hierarchy	Add File		incremental_dt						
Tark Ø AdDroke Ø AdDroke Public ¶ Logical Public ↓ Info: Cost	Tasks	Change File	K Adam							_
Y Image: Second Sec	Flow: Compilation	Save File								
Yupe Meanwaw File name: LDD Dirk.jc Yupe Meanwaw File name: LDD Dirk.jc Guide State File name: LDD Dirk.jc Guardus II Full Compilation was s		Add Device								
Type Mesuwu Flename: [LD_Bik.jc Type Mesuwu Flename: [LD_Bik.jc Type Mesuwu Flename: [LD_Bik.jc Type Mesuwu Flesoftpe: Programming Fles(* sof *_sof *_som *_jc *_elp *_jc) Type Mesuwu Flesoftpe: Programming Fles(* sof *_sof *_som *_jc *_elp *_jc) Type Mesuwu Tinfo: Design is not ful Hof: Design is not ful Flesoftpe: Programming Fles(* sof *_sof *_som *_jc *_elp *_jc) Type Mesuwu Tinfo: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings Winfo: Quartus II Full Compilation was successful. 0 errors, 8 warnings		¶ ⁰ up								
Type Meslawar Fie nome: LoD_Birk.jc Type Meslawar Fie nome: LoD_Birk.jc Type Meslawar Fie of the tope: Programmer Fies (*sof *.of *.jc)		Down								
Type Mesuw Fieneme: LED_Bik.jc Open Info: Norst-case minim Files of type: Programming Files (*.sof *.sof *.jen *.jc) Cancel Info: Design is not ful Files of type: Type Mesuwick Cancel Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings Cancel Info: Quartus II TimeQuest Timing Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings	· · · · · · · · · · · · · · · · · · ·									
Type Mesuw Fieneme: LED_Bik.jc Open Info: Norst-case minim Files of type: Programming Files (*.sof *.sof *.jen *.jc) Cancel Info: Design is not ful Files of type: Type Mesuwick Cancel Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings Cancel Info: Quartus II TimeQuest Timing Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings	B	+								
Type Mesuw Fieneme: LED_Bik.jc Open Info: Norst-case minim Files of type: Programming Files (*.sof *.sof *.jen *.jc) Cancel Info: Design is not ful Files of type: Type Mesuwick Cancel Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings Cancel Info: Quartus II TimeQuest Timing Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings										
Type [Mesiuwu Open H: U Info: Worst-case minim Files of type: [Programming Files ("sof".gof".gof".gof".gof".gof".gof".gof".g										
Info: Design is not ful Heid Type: Programming Hei ("sof", and "ym" "pc", ap ", b) Info: Design is not ful High Desi	F Type Message		File name: LED_I	Blink.jic				Open		
Winfo: Quartus II TimeQuest Timing Analyser was successful 0 errors, 4 warnings Warning: Skipped module PowerPlay Power Analyser due to the assignment FUCE HIABLE POWER ANALYZER Winfo: Quartus II Full Compilation was successful. 0 errors, 8 warnings	- 🔱 Info: D	esign is not ful	Files of type: Progr	amming Files (*.sof *.;	oof *.jam *.jbc *.e	kp *.jic)		Cancel		
UInfo: Quartus II Full Compilation was successful. 0 errors, 8 warnings	🗄 🕕 Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings									
Message of 190 v locate (Locate) v locate				rning (3) / Critical W	rarning (5) / Err	or_/ _Suppressed	(b) (Flag			Locate
z [00:00 20]	ΣΓ									

27) Enable the **Program/Configure** check box and click **Start** button to program the external serial flash EPCS4. After configuration, press the **CONFIG** button on the EP4CE6 Mini Board to force target device to reload the configuration from serial memory.



The EP4CE6 device has some dual-purpose pins. They could be used as general I/Os if the reserved functions are not needed. In addition, you could configure the state the of the unused I/O pins of a project. The steps are shown below.

28) Go to Assignments -> Device...



29) You can configure the state of the unused pins under Unused Pins category.

G	Device and Pin Options - LED_Blink	×
Category:		
General	Unused Pins	
Consignation Files Unused Pins Dual-Purpose Pins Capacitive Loading	Specify device-wide options for reserving all unused pins on the device. To reserve individual dual- purpose configuration pins, go to the Dual-Purpose Pins tab. To reserve other pins individually, use the Assignment Editor.	
Board Trace Model I/O Timing Voltage	Reserve all unused pins: As output driving ground	
Pin Placement Error Detection CRC CvP Settings		
	Description:	
	Reserves all unused pins on the target device in one of 5 states: as inputs that are tri-stated, as outputs that drive ground, as outputs that drive an unspecified signal, as input tri-stated with bus- hold, or as input tri-stated with weak pull-up.	
	Reset	
	OK Cancel Help	

30) Configure the dual-purpose pins under the **Dual-Purpose** Pins category.

9	Device and Pin	Options - LED_Blink	×			
Category:						
General	Dual-Purpose Pins					
Configuration Programming Files Unused Pins Dual-Purpose Pins Capaditive Loading Board Trace Model	Specify how dual-purpose pins should be used after device configuration is complete. The default settings for each pin depend on the current configuration scheme selected in the Configuration tab, which is: Active Serial Note: For HardCopy, these settings apply to the FPGA prototype device.					
···· I/O Timing ···· Voltage	Dual-purpose pins:					
Pin Placement	Name	Value	7			
CvP Settings	DCLK	Use as programming pin	-			
	Data[0]	As input tri-stated				
	Data[1]/ASDO	As input tri-stated				
	Data[72]	Use as regular I/O				
	FLASH_nCE/nCSO	As input tri-stated				
		Other Active Parallel pins. Lise as regular I/O				
	nCEO	Use as regular I/O				
	Description:					
	Specifies how the nCEO pin should be used when the device is operating in user mode after configuration is complete. The nCEO pin can be reserved as dedicated nCEO programming pin or a regular I/O pin.					
		Reset				
		OK Cancel Help				

Congratulations! You have learned the basic knowledge of how to use the Quartus II software to implement a FPGA design by yourself. Maybe the process is boring, but you'll be happy after finishing this guide step by step, because you'll be able to create more interesting projects easily. Thank you!

The End!

Revision History		
REV.1	12/11 2013	Initial Release